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Abstract- In this paper_ we propose a new Variable Testability Measure (VTM)
for implementing testability at the hlgh-level synthesis stage of the design
process of integrated circuits. This new approach_ based on binary decision
diagrams_ representing fully functional blocks of a circuit_ and on their cyclo-
matic testability measures. It manipulates dataflow blocks to predict whether
the circuit is testable and the vector set required to test it.
1 Introduction
In recent years, the use of silicon compilation and other standard cell design tools has
changed the way digital systems are designed. As a result, more and more systems are being
designed at the functional level, with little gate-level design being explicitly performed.
So, an appropriate measure can be developed which efficiently represents knowledge about
functional-level testability.
This paper addresses an approach for implementing testability in the high-level synthe-
sis process, and particularly at the functional-level stage. Then, a new Variable Testability
Measure (VTM) is defined and used to evaluate the dataflow testability in an advanced
step of the design process.
2 Variable Testability Measure
We are interested in the testability of integrated circuits as early as possible in their design
process.
Usually, testability implementation is left until after the design is completed, which
requires greater effort at later stages. Testability analysis tools, such as SCOAP [7], which
are supposed to support testability incorporation during the design stages, actually provide
poor predictions of testability and do not suggest how and what test methodologies should
be applied.
2.1 High-Level Synthesis
Synthesis involves finding a structure that implements the behavior, the constraints and
the goals of a given system. Generally, synthesis may be considered at various levels
of abstraction because designs can be described at various levels of details. High-level
synthesis [9] is the type of synthesis that begins at what is often called the algorithmic level.
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It takesan abstract behavioral specification of a digital system and finds aregister/transfer-
level structure to realize the given behavior.
The system to be designedis usually representedat the algorithmic level by a program-
ming language such as PASCAL [10] or ADA [6], or by a hardware description language
similar to a programming one, such as VHDL [8]. The first step in high-level synthesis
is usually the compilation of the formal language describing the system behavior into an
internal representation.....................
The next two steps in synthesis transform core behavior into structure: scheduling
and allocation. They are closely interrelated and interdependent. Scheduling consists
in assigning the operations to so called control steps, fundamental seq_uencing- un_!tsin
synchronous systems and corresponds to a clockcycle. A_0cat-ion consists in assigning
the operations to hardware. Finally, the design has to be converted into real hardware:
Lower-level tools such aslogic synthesis and Iayout synthesis complete the design.
The advantagesof implementing testability asearly aspossiblein the designprocessare
a testable design,a reduced test cost and an earlier detection of intestable blocks. To incor-
porate testability in high-level synthesisas a constraint of the designSpecifications,a new
concept of Variable Testability Measure is introduced providing information if the circuit
is testable and permits a good prediction of the test-vectors set for a graph-representation
of a circuit.
2.2 Variable Testability Measure
A new method for gathering the testability information at the dataflow-design stage called
the Variable Testability Measure (VTM) is introduced. It permits an easy propagat_ipn_ 9_f
the information about functional-block testability and indicates that testability problems
are very easily dealt with high-level synthesis.
Using a hierarchical abstraction principle, VTM will be able to provide two kinds of
informations: first, whether or not each subcircuit and then the whole circuit are testable;
second, the minimum number of test vectors required for a specific block of the circuit,
and then for the whole circuit. This approach is based on the binary decision diagram [1]
and the cyclomatic testability measure [2]. _i ........
The Binary Decision Diagram (BDD)is a meih0cl for defining, analyzing, testing, and
implementing large digital functions. It provides a complete implementation-free descrip-
tion of the functions involved. One of the areas in which these diagrams can be particularly
useful is that of test generation, i.e. finding a set of inputs able to confirm that a given im-
plementation performs correctly. Finally, BDDs may be directly interconnected to define
still larger functions.
The Cyclomatic Testability Measure (CTM) is a method for predicting and determining
a minimum set of test vectors for graphs of combinational and sequential circuits in the
early conceptual stage of the design process. This approach is based on the cyclomatic
number [3], and the BDD. If we note V the CTM of a given BDD called G, _/" is computed
by the following equation:
3rd NASA Symposium on VLSI Design 1991 8.1.3
V(G)=e-n+3 (1)
where e and n are the numbers of edges and nodes in the graph G respectively.
Finally, it was shown that the CTM, called V, of a circuit composed of p subcircuits
and represented by a BDD called G, is computed by the following equation:
p
v(G) = V(G,) + 2) (2)
i=2
where V(G1) is the CTM of the subcircuit containing the entry node represented by the
BDD, called G1. V(Gi) corresponds to the i *h subcircuit represented by its BDD, called
a,, (i = 2,...,p)
2.3 Definition of VTM
The concept of VTM is a further development of the Cyclomatic Testability Measure.
The VTM is defined as follows: Consider a functional block having its input and output
variables given on n bits, such as an adder or a multiplier. VTM is a coefficient assigned
to each bit of the input and output variables of this functional block. The VTM of a bit
means the minimum number of test vectors required to test it. In this effect a variable
given on n bits has n different VTMs, one for each bit.
The VTM permits treatment of functionM blocks having their inputs and outputs given
on various numbers of bits, while the CTM treats blocks with single outputs and inputs
given on one bit each of them.
The advantage of the VTM is the easy composition of various blocks, which permit
testability incorporation in the dataflow of the synthesis process.
3 Use of VTM in High-Level Synthesis
Throughout this paragraph, we try to use this new measure for some common functional
primitives. Next, we will see how this new measure is involved in the evaluation of the
testability of a circuit in its high-level synthesis stage.
3.1 Computation of VTM for some functional blocks
We try to determine the VTMs of the outputs of some functional-level circuit primitives
such as comparators, adders, multipliers, logical operators , multiplexors which basically
form the data flow of a circuit. Three cases are discussed in this section.
For the cases of functional primitives studied, we note A and B the inputs of these
blocks, each one is given on n bits: A,_A,__I..Ai..A2Aa and B,,B,,_I..Bi..B2B1 respectively.
This notation means that A,_,A,__I,..,Ai,..,A2,A1 and B,_,Bn_I,..,Bi,..,B2,B1 are the binary
encoding of A and B respectively. We also note al,a2,..,ai,..,a,., and bl,b_,..,b_,..,bn the VTMs
of A and B respectively.
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3.2 A Comparator
Let us consider the case of a comparator of two variables A and B, given on n bits. The
logical value of the output S is 1, while A is greater than B (A > B). If not, the value ofSis O.
In figure 1, we present the BDD describing this functional block. According to equations
(1) and (2), the VIM of S, noteed s, is:
n
s --: (4 * n + 3) - (a,, + hi) -31-2 * 2(al 91-bi 2g 4)
i=1
So the comparator0f two var_a_::given on nbits each one, is:tested with
number of test vectors found by equation (3).
(3)
a minimum
i'3
r
A,.)
?
Figure 1: BDD of a Comparator
3.3 A Multiplexor
Let us study now the case of a multiplexor of two variables. The inputs A, B are given on
n bits while the control signal C on one bit. The output S, which is S,,S,,_!..Si..S2Sa ' is
equal to A if C is true, or else it is equal to B.
The multiplexor can be considered in this case as a set of elementary multiplexors,
where the i th bit of the output is given as follows, (i 1'..., n):
Si = C.Ai + C.Bi (4)
The CTM of the BDD describing Si is equal to 4. Then, supposing ai,b,,c,si the VTMs
of Ai,B_,C,S_ respectively, according to equations (1) and (2), s_ is computed as follows
(i = 1,...,n):
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si --=ai + b_ + c + 2 (5)
Finally, if A and B are primary inputs, which means ai = bi = 2, (i = 1, ..., n), according
to (5), s_ is given as follows:
s_ --c + 2 (6)
3.4 An (n,n) Adder
Let us consider now, an adder of two variables A an B given on n bits, called an (n,n) adder.
The sum S is given on (n + 1) bits and is Sn+IS,..Si..S2S1. Considering the elementary
full-adder, we have:
S_ = A_ O B_ _]_ R_-I
Ri =- M(Ai, B_, Ri-1)
(7)
(8)
where Si is the i th bit of the sum and Ri the carry out of this addition. The CTMs of
the BDDs describing Si and Ri are 7 and 5 respectively. Then, if si, ri-1 and ri are the
VTMs of Si, R_-l and Ri respectively, according to equation (2) si and rl are computed
as follows, (i =- 2, ...,n - 1,n):
s, = 7 + (a,- 2) + (b, - 2) + (__, - 2)
r, = 5+ (a, - 2)+ (b, - 2) + (_,_, - 2)
In the case of the half-adder, we have:
(9)
(10)
s,= A, GB, (11)
R, = M(A,,B,,O) (12)
Then, supposing sl and r, the VTMs of $1 and R1 respectively, sl and rl are computed
as follows:
_,= 4+ (_,- 2)+ (b,- 2)
r,=3+(a_-2)+(bt-2)
(13)
(14)
Noting % and bp the VTMs of Ap and B r, respectively (p = 1, ...,i), the VTM s_ of S_,
the i th bit of S, is:
i
_,= y:(ap + b.) + (2 - i) (15)
p----I
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[I OPERATOR K (2 bits K (3 bits)
Addition 12 23
Subtraction 12 23
Comparator 7 11
Multiplexor 8 12
Multiplication 9 24
3 3AND / OR
Table 1: Operator-Cost Coefficiehts
3._; Objective function
it is cbmrnon practice to use the Cost function in the high/level synthesis, considering delay,
area for testability constraints [5]. In this work, we propose a new objective function able
to estimate and evaluate particularly the testability and the area constralnts o_: a circuit.
In a first stage, we propose to define a Coemcient K for each functional primitive as the sum
of its Output VTMs, While it only has primary inputs, the value of K depends essentially
on the bit number of the given functional-primitive variables.
In the case of logical operators or specific blocks where variables are given on one bit
such as AND, OR gates, K is the output VTM. Table 1 gives the costs of sbme common
functional blocks operating with variables given on 2 bits and 3 bits respectively. This
coefficient will be, for a given functional primitive, its cost coefficient in the objective
function introduced bellow:
3.6 Definition
Let us consider a circuit (7 composed of n-connected functional primitives. Given the i th
functional block (i = 1, ...n), let u_ a_urne::
mi: the sum of the bit numbers of its outputs.
a l,p, (p = 1, ...,mi): the VTMs of this block outputs. ::
Ki: the cost of:this block. :
The objective func{ion is defined as follows:
f = _ K,. (_ aen ) (16)
i=1 p--1
T_ae function given by equaiion (16 i shows a trade:off between the:circl.fit:area (func,
tional primitives used), and the number of test vectors or, in other words, the test time.
One of our goals then, by using this new measure in high-level synthesis, can be expressed
as a question of minimizing this objectivc function.
Y2
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Figure 2: (a) Example circuit (b) Example circuit modified
The example presented in figure 2(a) is modified in 2(b) without changing the main
task of the circuit. We notice lower VTM values against a greater silicon area due to a
second multiplier used in figure 2(a). This transformation shows the trade-off discussed
above,
4 Conclusion
In this paper we have proposed a new Variable Testability Measure (VTM) with the aim
of incorporating testability at the functional-level stage, considered as an advanced step in
the design process of a circuit. Our approach is essentially based on the Binary Decision
Diagram (BDD) and the Cyclomatic Testability Measure (CTM). We have proposed an
objective function to estimate circuit-testability cost.
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